Aerospace and Electronic Systems Magazine March 2017 - 6

Refining Fault Trees Using Aviation Definitions for Consequence Severity
ure event map into a high-level risk associated with a particular
consequence.
Fault trees are commonly used in system verification, validation, and certification (VV&C). However, fault trees are also useful
in the design process, allowing engineers to identify areas where
mitigations might be introduced to reduce overall system risk [8].
The key to quantifying risks is the introduction of logic gates
(AND and OR gates) that can be used to combine failure probabilities. When either of a pair of events might result in the same consequence, an OR gate is used to combine their individual event probabilities. When a consequence only occurs as the result of multiple
events occurring together, an AND gate is used to combine their
probabilities. Design mitigations are typically incorporated into a
fault tree using an AND gate, as shown in Figure 1.
The function of each logic gate is to map two events to a single outcome. The input events and the output events can both be
thought of as probability distributions over a discrete set of system
states. In a conventional fault tree analysis, these states have two
possible values: {fault-free, faulted}. The associated distribution
assigns a value of probability to each state, such that probabilities
sum to one. The gate combines two such distributions to compute
an output probability distribution.
In order to embed aviation severity levels into a fault tree, it becomes necessary to embrace the notion that the system states may
take on more than two possible values. In the case of aviation severity analysis, states can take one of five possible discrete values
from the following set: {no hazard, minor, major, hazardous, and
catastrophic}. The corresponding distribution of state probabilities
assigns a positive value to each of these five categories, with values summing to one.
Here we introduce a notation that allows us to model how gates
map input probability distributions to output probability distributions. This notation allows us to represent binary and multilevel
analyses in a common manner. To this end, label the input states
A and B, and label the output state C. The probability distributions associated with each set of discrete states are labeled P(A),
P(B), and P(C). The purpose of the gate is to operate on the two
input distributions to obtain an output distribution. Let the label f
describe the mathematical operation performed by the gate on the
two input distributions.
P  C   f  P  A , P  B  

C 

C
 A, B  | g  A, B  

The probability for each possible output state value is the sum of
the probability of each pair in this set. Summing over all the pairs
gives the output probability:
P C  

P  A, B .

(4)

P  A
, B  P  A  P  B .

(5)

Combining (4) and (5) we obtain the following equation that models outcome probabilities when input probabilities are independent.

P C 

 P  A  P  B 

(6)

(A,B)  C

Both AND and OR gates can be analyzed with (6). The primary
difference between the AND and OR gates is in the definition of
the mapping function g, as described by (2).

CHALLENGES MODELING AVIATION SEVERITY WITH BINARY
LOGIC
For the binary logic case, all state variables take one of two discrete
values: A,B,C ∈ {0,1}. The output probability can be computed using (6) for both the AND and OR gates. The primary difference
between these gates is in the definition of the mapping function
g, as described by (2). For the OR gate, the g function is a logical
OR, which operates on inputs A and B according to the logic table
shown as Table 2. For the AND gate, the g function is a logical
AND, as described by Table 3.
It is common in binary analysis to track only the faulted probability (and not the probability distribution) at the output of each

(1)

(2)

In general, for a state with N possible values, there are N2 permutations of inputs (A and B) but only N possible outputs. This
means that there may be many input pairs that map to any given
output state. For analysis it is useful to identify the set of all possible input pairs (A,B) that result in a particular outcome C and
label that set ΩC.
6



 A,BC

In this article, we assume that the two input events are always
independent, such that the joint probability distribution P(A,B) can
be defined through multiplication.

What makes each gate different is how output state values are defined from input state values. To describe this process, define a
mapping g that relates any pair of discrete input values to a particular discrete output value.
C  g  A, B 

(3)

IEEE A&E SYSTEMS MAGAZINE

Table 2.

Conventional (Binary) OR Table
Binary OR

A=0

A=1

B=0

Ω0

Ω1

B=1

Ω1

Ω1

Table 3.

Conventional (Binary) AND Table
Binary AND

A=0

A=1

B=0

Ω0

Ω0

B=1

Ω0

Ω1

MARCH 2017



Table of Contents for the Digital Edition of Aerospace and Electronic Systems Magazine March 2017

No label
Aerospace and Electronic Systems Magazine March 2017 - No label
Aerospace and Electronic Systems Magazine March 2017 - Cover2
Aerospace and Electronic Systems Magazine March 2017 - 1
Aerospace and Electronic Systems Magazine March 2017 - 2
Aerospace and Electronic Systems Magazine March 2017 - 3
Aerospace and Electronic Systems Magazine March 2017 - 4
Aerospace and Electronic Systems Magazine March 2017 - 5
Aerospace and Electronic Systems Magazine March 2017 - 6
Aerospace and Electronic Systems Magazine March 2017 - 7
Aerospace and Electronic Systems Magazine March 2017 - 8
Aerospace and Electronic Systems Magazine March 2017 - 9
Aerospace and Electronic Systems Magazine March 2017 - 10
Aerospace and Electronic Systems Magazine March 2017 - 11
Aerospace and Electronic Systems Magazine March 2017 - 12
Aerospace and Electronic Systems Magazine March 2017 - 13
Aerospace and Electronic Systems Magazine March 2017 - 14
Aerospace and Electronic Systems Magazine March 2017 - 15
Aerospace and Electronic Systems Magazine March 2017 - 16
Aerospace and Electronic Systems Magazine March 2017 - 17
Aerospace and Electronic Systems Magazine March 2017 - 18
Aerospace and Electronic Systems Magazine March 2017 - 19
Aerospace and Electronic Systems Magazine March 2017 - 20
Aerospace and Electronic Systems Magazine March 2017 - 21
Aerospace and Electronic Systems Magazine March 2017 - 22
Aerospace and Electronic Systems Magazine March 2017 - 23
Aerospace and Electronic Systems Magazine March 2017 - 24
Aerospace and Electronic Systems Magazine March 2017 - 25
Aerospace and Electronic Systems Magazine March 2017 - 26
Aerospace and Electronic Systems Magazine March 2017 - 27
Aerospace and Electronic Systems Magazine March 2017 - 28
Aerospace and Electronic Systems Magazine March 2017 - 29
Aerospace and Electronic Systems Magazine March 2017 - 30
Aerospace and Electronic Systems Magazine March 2017 - 31
Aerospace and Electronic Systems Magazine March 2017 - 32
Aerospace and Electronic Systems Magazine March 2017 - 33
Aerospace and Electronic Systems Magazine March 2017 - 34
Aerospace and Electronic Systems Magazine March 2017 - 35
Aerospace and Electronic Systems Magazine March 2017 - 36
Aerospace and Electronic Systems Magazine March 2017 - 37
Aerospace and Electronic Systems Magazine March 2017 - 38
Aerospace and Electronic Systems Magazine March 2017 - 39
Aerospace and Electronic Systems Magazine March 2017 - 40
Aerospace and Electronic Systems Magazine March 2017 - 41
Aerospace and Electronic Systems Magazine March 2017 - 42
Aerospace and Electronic Systems Magazine March 2017 - 43
Aerospace and Electronic Systems Magazine March 2017 - 44
Aerospace and Electronic Systems Magazine March 2017 - 45
Aerospace and Electronic Systems Magazine March 2017 - 46
Aerospace and Electronic Systems Magazine March 2017 - 47
Aerospace and Electronic Systems Magazine March 2017 - 48
Aerospace and Electronic Systems Magazine March 2017 - 49
Aerospace and Electronic Systems Magazine March 2017 - 50
Aerospace and Electronic Systems Magazine March 2017 - 51
Aerospace and Electronic Systems Magazine March 2017 - 52
Aerospace and Electronic Systems Magazine March 2017 - 53
Aerospace and Electronic Systems Magazine March 2017 - 54
Aerospace and Electronic Systems Magazine March 2017 - 55
Aerospace and Electronic Systems Magazine March 2017 - 56
Aerospace and Electronic Systems Magazine March 2017 - 57
Aerospace and Electronic Systems Magazine March 2017 - 58
Aerospace and Electronic Systems Magazine March 2017 - 59
Aerospace and Electronic Systems Magazine March 2017 - 60
Aerospace and Electronic Systems Magazine March 2017 - 61
Aerospace and Electronic Systems Magazine March 2017 - 62
Aerospace and Electronic Systems Magazine March 2017 - 63
Aerospace and Electronic Systems Magazine March 2017 - 64
Aerospace and Electronic Systems Magazine March 2017 - Cover3
Aerospace and Electronic Systems Magazine March 2017 - Cover4
http://www.brightcopy.net/allen/aesm/34-2s
http://www.brightcopy.net/allen/aesm/34-2
http://www.brightcopy.net/allen/aesm/34-1
http://www.brightcopy.net/allen/aesm/33-12
http://www.brightcopy.net/allen/aesm/33-11
http://www.brightcopy.net/allen/aesm/33-10
http://www.brightcopy.net/allen/aesm/33-09
http://www.brightcopy.net/allen/aesm/33-8
http://www.brightcopy.net/allen/aesm/33-7
http://www.brightcopy.net/allen/aesm/33-5
http://www.brightcopy.net/allen/aesm/33-4
http://www.brightcopy.net/allen/aesm/33-3
http://www.brightcopy.net/allen/aesm/33-2
http://www.brightcopy.net/allen/aesm/33-1
http://www.brightcopy.net/allen/aesm/32-10
http://www.brightcopy.net/allen/aesm/32-12
http://www.brightcopy.net/allen/aesm/32-9
http://www.brightcopy.net/allen/aesm/32-11
http://www.brightcopy.net/allen/aesm/32-8
http://www.brightcopy.net/allen/aesm/32-7s
http://www.brightcopy.net/allen/aesm/32-7
http://www.brightcopy.net/allen/aesm/32-6
http://www.brightcopy.net/allen/aesm/32-5
http://www.brightcopy.net/allen/aesm/32-4
http://www.brightcopy.net/allen/aesm/32-3
http://www.brightcopy.net/allen/aesm/32-2
http://www.brightcopy.net/allen/aesm/32-1
http://www.brightcopy.net/allen/aesm/31-12
http://www.brightcopy.net/allen/aesm/31-11s
http://www.brightcopy.net/allen/aesm/31-11
http://www.brightcopy.net/allen/aesm/31-10
http://www.brightcopy.net/allen/aesm/31-9
http://www.brightcopy.net/allen/aesm/31-8
http://www.brightcopy.net/allen/aesm/31-7
https://www.nxtbookmedia.com